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Abstract – This contribution presents modification of 
current-controlled current conveyor (CCCII) designed 
in order to reduce the systematic DC current offset of 
transfer between X and Z terminal and also an example 
of practical design including practical guideline and 
recommendations. Simulations in Cadence Spectre 
simulator with ON Semiconductor/AMIS I2T100 based 
on 0.7 μm technology CMOS07 were provided for 
verification of discussed features. 
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I.  INTRODUCTION 
Current conveyors (CC) [1]-[4] have attracted 
attention of researchers for many years. There are 
many interesting modifications of basic structures 
defined by Sedra et al. [1]. However, elementary 
definitions [1]-[4] does not suppose any kind of 
electronic control of any parameter of the circuit. 
Several modifications were introduced in order to 
improve electronic controllability of their parameters. 
Intrinsic small-signal resistance of the current input 
terminal X (RX) is the parameter which was explored 
in applications of so-called current controlled current 
conveyor of second generation (CCCII) [4]-[7]. An 
attention was also focused on current gain control 
between X and Z terminal (B) [8]-[10] in so-called 
electronically controllable current conveyor (ECCII). 
Many interesting conceptions followed, where 
combined methods of two parameters control were 
solved. Minaei et al. [11] introduced CMOS ECCII 
with independent electronic control of RX and B. 
Similarly Kumngern et al. [12] defined control of 
these parameters in simple bipolar solution of the CC. 
De Marcellis et al. [13] contributed with voltage gain 
control (A). These ideas were also utilized in further 
complex elements for example in advanced current 
feedback amplifiers [14]-[15].  
Unfortunately, many of the presented solutions 
were designed only for computer analysis and do not 
solve some practical requirements, e.g. minimization 
of DC offset and appropriate DC accuracy (very small 
transistors are used, which cause unacceptable 
matching offset and too low dynamic impedance in 
some cases). Our solution supposes practical 
utilization of the CC, expects practical design and later 
silicon implementation. Our circuit has very good 
accuracy of the current transfers and significantly 
improved (decreased) systematic DC current offset 
between X and Z terminal in frame of CCCII 
(controllable RX), which is always present. 
 
 
a)        b) 
Figure 1.  Current-controlled currrent conveyor (CCCII) with systematic DC current offset reduction: a) schematic symbol, b) cell structure.
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 Schematic symbol and internal structure of the CCCII 
cell with improved features are shown in Fig. 1. 
Definition of the CCCII behavior is well known [4]-
[7]: VX = VY + RXIX, IY = 0, Izp = −Izn = IX. 
II. DESIGN OF THE CCCII CELL 
We have used ON Semiconductor/AMIS I2T100 
fabrication technology available in frame of 
Europractice academic consortium. This technology is 
precise, verified and perfect for similar analog and 
mixed-mode designs. In case of smaller technologies, 
we always have to design W and L dimensions large 
enough for sufficient DC accuracy in the case of 
analog circuits. Thus, simply put, when only analog 
design is considered, there is usually no point in using 
smaller technology (benefit vs. cost is usually not 
balanced).  
The CCCII contains three main subparts. The first 
of them is biasing circuit (M21-27). This part has to 
provide bias current for the rest of the structure. 
Design of this section was provided by following 
specifications: overdrive voltage ΔVGS = VDsat =  VGS –
Vth = 0.4 V (where Vth is threshold voltage: 0.74 V for 
NMOS and 1.1 V for PMOS typically), we can use 
larger ΔVGS because there is not amplitude swing 
(signal) and voltage space given by supply voltage 
corners (VDD = –VSS = 2.5 V) is sufficient, this fact 
also reduces overall W/L ratio of transistors (better 
noise features, saving of the chip area); maximal bias 
current Ibias = 200 μA; length of transistors L = 4 μm 
was chosen for sufficiently high MOS output 
resistance. Transconductance parameters (fabrication 
constants given by gate-oxide capacitance and 
mobility of carriers) for hand calculations are 
approximately KpN = 95 μA/V2 and KpP = 29 μA/V2. 
Based on equations [16]: 
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we calculated widths: WM21-25 = 105 μm and WM26-
27 = 345 μm. 
The second part is so-called translinear section [5], 
[17]-[19], where we suppose RX control. Generally 
known CCCII contains only four transistors (2 NMOS 
and 2 PMOS) in translinear section. However, we 
have to match recommended ESD requirements. 
Therefore, this part consists of ten “fingers” M1-10 and 
M11-20 where additional resistors R1-20 are required due 
to the ESD protection of the inputs. Unfortunately, 
resistance (500 Ω) of R6-10 and R16-20 directly influences 
overall value of the RX. This additional resistance is 
noted as RESD in further text. Overall value of small-
signal RX can be expressed as: 
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Parameters gmP and gmN are partial transconductances 
of the single finger (M6-10, M16-20). Constant 0.2 in (3)-
(5) is given by division of RX to five fingers (Ibias is 
also divided to five branches). We expect 
gmP = gmN = gmNP for simple design of RX value. Then, 
we can simplify (3) to form: 
( )mNPESDX gRR /11.0 +⋅≅ .   (6) 
We can express direct relation for W/L ratio of partial 
finger NMOS (M1-10) and PMOS (M11-20) as: 
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Design requirements are: maximal Ibias = 200 μA (40 
μA in each of 5 branches); RESD = 500 Ω; RX = 330 Ω, 
L = 4 μm. We calculated WM11-20 = 220 μm (PMOS) 
and WM1-10 = 67 μm (NMOS) from (7). Supposing 
typical ΔVGS = 0.25 V (this part is processing signal 
with amplitude swing, we cannot allow bigger value of 
ΔVGS), we verified that transistors should operate in 
saturation up to Ibias = 50 μA in each finger (for 
ΔVGS = 0.25 V), calculated from equation [16]: 
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Our design supposes Ibias should reach 40 μA in each 
finger for RX= 330 Ω. 
The last part of the CCCII contains output section 
(mirrors) with DC current offset reduction auxiliary 
circuits. We used the same equations (1) and (2) for 
calculation of dimensions of the main transistors of the 
output section, similarly as at the beginning of our 
discussion (we suppose ΔVGS = 0.29 V, L = 4 μm). We 
obtained from the calculation 
WM34,35,37,38,39,43,51,54,55=200 μm,WM28,29,31,32,33,41,50,52,53=
656 μm. Explanation of the auxiliary circuits design is 
given in following section. 
III. DC CURRENT OFFSET REDUCTION 
Standard cascoding of CMOS current mirrors [16] 
is very well-known method how to increase output 
resistance of the current mirror in order to ensure high 
accuracy of mirroring. However, there are situations 
where standard approach cannot be applied due to 
limited voltage space in the structure. Fortunately, 
there are some methods (different way of cascode 
biasing), that can be very useful in particular solutions. 
We used auxiliary networks (red- and pink-colored 
parts) in our solution of the CCCII (Fig. 1). Partial 
schematic diagram of the auxiliary circuit for current 
offset reduction between X and zp, zn terminals is 
shown in Fig. 2b (for half of the section, the second 
part is analogical). The circuit operation is based on 
additional supporting MOS transistor connected to the 
output drive. It works very similarly as standard 
cascoding (Fig. 2a) of current mirrors [16] but this 
 arrangement does not consume so large voltage space 
in translinear loop as standard cascoded current mirror. 
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a)   b) 
Figure 2.  Basic principle of static DC current offset reduction: a) 
standard cascoding, b) cascoding with different way of biasing. 
Our goal is to design current mirror M34, M35 (and 
others if more outputs of this mirror are required) with 
very accurate relation (unity gain in our case) between 
input and output current to minimize systematic DC 
offset. Therefore, VDS of both transistors must be 
almost equal. We will suppose constant bias current 
Ibias (fixed RX value) in the first case of our discussion. 
Auxiliary network (M43, M48, M49) of the output drive 
provides following relation: 
49_48_35_43_ MGSMGSMDSMGS VVVV +=+ . (9) 
Additional section sufficiently increases output 
impedance of the mirror. Thus, voltage drop across 
VDS_M35 is almost equal to voltage drop across diode 
M34 (if W/L and drain currents of M49 and M34 are 
identical then VGS_M34 = VDS_M35 = VGS_M49). Very 
similar situation (well-known fact) occurs in case of 
constant ratio of current through branch M48 and M49 
(diodes) and current through M34, M35, M43 
(k1 = ID_M34,35,43/ID_M48,49) and aspect ratios W/L of M43, 
M35, M48 and M49 (k2 = (W/LM34,35,43)/(W/LM48,49)). We 
obtained: 
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where we can see that this VGS is not dependent on k if 
W/L and current gain of the mirror are designed as 
equal (k1 = k2 = k).  
Above discussed system for DC offset reduction 
works properly if constant ID is available. However, 
additional circuitry is required to ensure sufficiently 
low offset also if biasing conditions are changed. We 
suppose intentional control of Ibias in order to adjust RX 
value. The current through branch M48 and M49 
(ID/10.5) should be also adjusted in accordance with 
Ibias (ID in explanatory Fig. 2b and Fig. 3). Otherwise, 
VGS_M48 and VGS_M49 are not changed simultaneously 
with others – directly influenced by ID. Thus, VDS_M35 
is not almost equal to VGS_M34 for large changes of ID 
anymore (offset increases in specific range of Ibias 
adjusting) and transistors may even left their operation 
region (saturation) in the worst case. Additional 
current mirrors (M34-M36, M46-M47) in Fig. 3 solve this 
problem partially. It seems to be sufficient solution in 
required range of Ibias adjusting. Our design example 
supposes 10.5-times smaller transistors of auxiliary 
network (M46, M47, M48, M49, M36) to save chip area. 
For additional information see comparison of the 
simulation results (Fig. 5) based on CCCIIs utilized 
solutions in Fig. 2b and Fig. 3.  
Calculated W/L ratios together with final W/L (see 
Fig. 1) modified in accordance to the precise layout 
guidelines (division of active areas of transistors to 
fingers, matching-interdigitation, dummy, ESD 
recommendations, etc. [16]) are summarized in Tab. 1. 
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Figure 3.  Principle of DC current offset reduction with dynamical 
response on bias current changes. 
TABLE I.  CALCULATED AND FINAL W/L RATIOS 
Transistor W/L ratio [-] calculated final 
M1-10 67/4 68/4 
M11-20 220/4 
M21-25 105/4 104/4 
M26-27 345/4 344/4 
M28,29,31,32,33,41,50,52,53 656/4 664/4 
M34,35,37,38,39,43,51,54,55 200/4 210/4 
M30,40,42,46,47 66/4 
M36,44,45,48,49 20/4 
IV. SIMULATION RESULTS 
Detail of the DC transfer characteristic between X 
and zp (zn) terminals for standard CCCII (without 
offset reduction) and CCCII presented in Fig. 1 is 
shown in Fig. 4.  
 
Figure 4.  Detail of DC transfer between X and zp, zn terminals. 
We analyzed the systematic DC current offset of the 
standard CCCII topology without offset minimization 
(for our design parameters). Figure 5 indicates 
dependence of this DC offset on Ibias adjusted from 
1 μA to 200 μA. The smallest value of the DC offset 
of the standard CCCII (without reduction) achieves 
about 50 nA (Ibias = 1 μA but all transistors of CCCII 
are not operating in saturation regime anymore) and 
the highest value is 1.15 μA (200 μA). The solution 
with reduced offset (Fig. 3) offers values 0.66 − 20 nA 
in discussed Ibias range. Dependence of small-signal RX 
 on Ibias in the same range is shown in Fig. 6. 
Theoretical (ideal) trace was achieved from (3)-(5). 
Simulated value RX = 306 Ω for Ibias = 200 μA was 
obtained. Hand calculation gives value 330 Ω. AC 
responses of the transfer between X and zp and zn 
terminals are in Fig. 7 (18.5 and 12.1 MHz -3 dB 
bandwidths were achieved for Ibias = 200 μA). 
 
Figure 5.  Dependence of current offset value on Ibias adjusting. 
 
Figure 6.  Dependence of RX on Ibias adjusting. 
 
Figure 7.  AC transfer between X and zp, zn terminals. 
V. CONCLUSION 
We have discussed solution how to improve DC 
accuracy of the standard CMOS CCCII. DC offset of 
the transfer between X and zp or zn terminals can be 
significantly reduced (from 1.15 μA in basic CCCII to 
20 nA in variant with systematic offset reduction for 
the highest value of the Ibias = 200 μA). It is worth to 
solve the systematic offset reduction because matching 
offset analysis (CCCII with or without systematic 
offset reduction) revealed comparable offset 
dispersions (sigma around 1 μA) to unreduced 
systematic value. Our topology improves also 
accuracy of the unity current transfer significantly 
(Fig. 7). Our future work expects analysis of fabricated 
prototype. 
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